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Full addersAbstract The objective vividly deﬁnes a new low-power and high-speed logic family; named Self
Resetting Logic with Gate Diffusion Input (SRLGDI). This logic family resolves the issues in
dynamic circuits like charge sharing, charge leakage, short circuit power dissipation, monotonicity
requirement and low output voltage. In the proposed design structure of SRLGDI, the pull down
tree is implemented with Gate Diffusion Input (GDI) with level restoration which apparently elim-
inated the conductance overlap between nMOS and pMOS devices, thereby reducing the short cir-
cuit power dissipation and providing High Output Voltage VoH. The output stage of SRLGDI has
been incorporated with an inverter to produce both true and complementary output function. The
Resistance Capacitance (RC) delay model has been proposed to obtain the total delay of the circuit
during precharge and evaluation phases. Using SRLGDI, the primitive cells and 3 different full
adder circuits were designed and simulated in a 0.250 lm Complementary Metal Oxide
Semiconductor (CMOS) process technology. The simulated result demonstrates that the proposed
SRLGDI logic family is superior in terms of speed and power consumption with respect to other
logic families like Dynamic logic (DY), CMOS, Self Resetting CMOS (SRCMOS) and GDI.
ª 2015 Production and hosting by Elsevier B.V. on behalf of King Saud University.1. Introduction
With continual technology scaling and improvements in
lithography, the integrated system has become faster and thusit is employed in diverse real-time applications like mobile, dig-
ital signal processing, multimedia application and scientiﬁc
computation. To support high-performance applications,
proper choice of technology selection and topology for imple-
menting various logic are the mandatory issues in designing
low-power devices (Uma and Dhavachelven, 2012a).
The Pass Transistor Logic (PTL) (Chatzigeorgiou and
Nikolaidis, 2001) circuit offers better characteristics than static
CMOS. PTL can implement most functions with fewer transis-
tor counts, thus reducing the overall capacitance, which results
in faster switching times and low power dissipation. The general
issue pertaining to this PTL logic is voltage variation due to
threshold drop owing to series resistance between input and
output. These demerits were surmounted usingniversity
2 R. Uma et al.Complementary Pass-Transistor Logic (CPL) and Swing
Restored Pass-Transistor Logic (SRPL) (Parameswar et al.,
1994; Sasaki et al., 1996). However this logic produced
larger short circuit currents, high transistor count to realize a
simple gate and high wiring overhead due to the dual-rail
signals.
The GDI (Morgenshtein et al., 2002; Uma and
Dhavachelvan., 2012b; Agrawal et al., 2009) is the lowest
power design technique, which is suitable for designing fast,
low-power circuits, using reduced number of transistors (as
compared to Transmission Gate and CMOS). The main
drawbacks associated with GDI include: The bulk terminals
are not properly biased thereby the circuit exhibits threshold
drop and variation in Vt. Because of ﬂoating bulk, the cells
can be implemented in SOI process which would increase the
cost of the fabrication. These demerits can be overcome by
permanently connecting the bulk terminals pMOS to VDD
and nMOS to GND which resolves the threshold variation.
This conﬁguration provides suitability for fabricating the logic
cells in CMOS p-well and n-well process. Until today static
CMOS has been the design style of choice for IC designers
due to its robustness against voltage scaling and transistor siz-
ing (high noise margins) and thus the operation is reliable at
low voltages (Bisdounis et al., 1998). The disadvantage of
CMOS is the substantial number of large pMOS transistors,
resulting in high input loads and when the operating frequency
increases the circuit dissipates more power. The propagation
delay is slightly higher when compared to other logic family
due to its larger node capacitances.
Dynamic logic families are a good candidate for high speed
and high performance circuit than the conventional static
CMOS. Dynamic logic requires fewer transistors to implement
a given logic function, less area and faster switching speed due
to its reduced load capacitance (Yee and Sechen, 1996; Balsara
and Steiss., 1996; Srivastava et al., 1998. However this circuit
suffers from charge sharing, charge leakage, loss of noise
immunity, timing problem due to clock input and feed through.
These issues can be suppressed using an asynchronous
dynamic circuit named Self Resetting CMOS (Kim, 2001).
Asynchronous SRCMOS circuit operation has a separate pre-
charge and evaluation phase which discharges the dynamic
storage nodes to evaluate the desired logic function and then
resetting these nodes back to their original charged state by a
local feedback timing chain instead of a global clock. One of
the advantages of self-resetting logic is that when the data pre-
sent at the evaluation phase does not require dynamic node to
discharge, which makes the precharge device inactive thereby
reducing power (Litvin and Mourad, 2005; Uma, 2011.
However this scheme endures from short circuit power and
low output voltage due to nMOS pull down network producing
conductance (direct path between) overlap between nMOS and
pMOS. So the primary objective of this work focuses to resolve
the problem incurred in the existing SRCMOS to support
low-power and high-speed applications.2. Various dynamic logic
The group of dynamic logic family offers good performance
over traditional CMOS logic. The basic operation of dynamic
logic is normally done with charging and selectively discharg-
ing capacitance. The logic operation needs two sub-cycles toPlease cite this article in press as: Uma, R. et al., New low power adders in Self Resett
– Engineering Sciences (2015), http://dx.doi.org/10.1016/j.jksues.2014.03.006complete (precharge and evaluation). During the precharge
phase the clock signal charges the capacitance and during
the evaluation phase the clock discharges the capacitance
depending upon the condition of logic inputs.
Various dynamic logic circuits are portrayed in Fig. 1. The
logic circuit in Fig. 1(a) leads to contention problem during
precharge and this problem is resolved by incorporating an
nMOS stack at the bottom as shown in Fig. 1(b). The demerits
associated with circuit as shown in Fig. 1(c) are loss of noise
immunity and a serious restriction on the inputs of the gate
(monotonicity problem) and only the non-inverting logic can
be implemented. These problems are surrogated using the
NORA CMOS circuit as shown in Fig. 1(d). But the problem
with the logic is global clock presenting clock distribution grid
and routing to dynamic gates that presents a problem to CAD
tools and introduces issues of delay and skew into the circuit
design process. Domino logic with charge-keeper circuit has
been developed to combat this problem. The circuit realization
is shown in Fig. 1(e), but the demerits of the circuit are: a slow
clock slope leading to conductance overlap between nMOS and
pMOS devices resulting in dc power dissipation and high sensi-
tivity to noise. An asynchronous dynamic logic self-resetting
CMOS (SRCMOS) circuit technique is shown in Fig. 1(f). In
this logic no global clock is required and all the operation is
controlled through the inverter chain between pMOS and out-
put. The general issue related to this logic is static power con-
sumption and if the width of the pulses must be controlled
carefully or else there may be contention between nMOS and
pMOS devices, or even worst, oscillations may occur.
3. Proposed Self Resetting Logic with Gate Diffusion Input
(SRLGDI)
3.1. Problem statement
Self-resetting circuitry automatically precharges themselves
(i.e., reset themselves) after a prescribed delay by conditionally
charging the dynamic nodes to evaluate the desired logic func-
tion using a local feedback timing chain instead of a global
clock. Although this SRCMOS logic inherits lot of merits, it
still suffers from static power dissipation due to the nMOS
logic structure. As stated earlier, during precharge the nMOS
stack is completely open and the output is fed back to the
pMOS block to charge the capacitor Cy. During this period
the nMOS transistors operate in cut-off region exhibiting sub-
threshold current. Moreover during the evaluation phase when
the entire nMOS transistor in the n-block and Preset transistor
is ON direct impedance path exists between the VDD of Preset
transistor and nMOS block leading to static power dissipation.
The width of the pulses must be controlled carefully or else
there may be contention between nMOS and pMOS devices,
or even worst, oscillations may occur. These demerits can be
surmounted using GDI technique. The change done in the
existing SRCMOS, instead of nMOS logic pull down tree, it
is replaced by GDI logic with level restoration.
3.2. Circuit topology of SRLGDI logic
In the existing SRCMOS logic the pull-down tree is realized
using nMOS block which consumes lot of static power. To sur-
rogate this issue the proposed SRLGDI has been replaced bying Logic with Gate Diﬀusion Input Technique. Journal of King Saud University
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Figure 1 Various dynamic circuits. (a) unfooted dynamic logic, (b) footed dynamic logic, (c) conventional domino logic, (d) no race
complementary metal oxide semiconductor (NORA CMOS), (e) domino logic with charge keepers and (f) self-resetting CMOS.
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Technique Input (GDI) inherits the properties of Pass
Transistor Logic and Complementary Metal Oxide
Semiconductor. The basic structure realization resembles the
CMOS inverter and the operational feature resembles the
PTL logic. The GDI basic cell and general block diagram
are depicted in Fig. 2. The basic cell structure realization is
similar to CMOS inverter containing series connected to
pMOS and nMOS. Each GDI cell contains three inputs: VG
is the shorted gate input common to pMOS and nMOS, VP
is the drain/source P-diffusion input at the pMOS terminal
and VN is the source/drain N-diffusion input at the nMOS ter-
minal. Any Boolean function in GDI technique which is simple
or complex is realized using this basic structure.
Boolean function using GDI logic is a Y=Y network in
which each control signal (variable) connects to a pair of series
connected to pMOS and nMOS switches and the residue of
each input can be GND, VDD or a true literal. Generally, a
GDI logic circuit implements the following switching function:
Y ¼ VP  Tþ VN  T ð1Þ
where T is implemented by pMOS and T is implemented by
nMOS transistor.Please cite this article in press as: Uma, R. et al., New low power adders in Self Resett
– Engineering Sciences (2015), http://dx.doi.org/10.1016/j.jksues.2014.03.006A logic expression in GDI can be implemented by applying
the Shannon’s expansion theorem to decompose Y with respect
to one of its input variable. For example to implement a 2-
input OR logic gate, namely, Y= a+ b, apply Shannon’s
expansion theorem to decompose Y with respect to variable a,
Y ¼ aþ b ¼ a  bþ a  1 ð2Þ
where a is the control variable connected to the gate terminal
of pMOS and nMOS (VG), the P-diffusion terminal is con-
nected to input b and n-diffusion input is connected to
VDD. The logic-1 signal at the input will be deteriorated by
either pMOS or nMOS switch due to threshold drop. To
obtain a full swing voltage a buffer should be added at the out-
put terminal. In GDI technique both pMOS and nMOS are
given with independent inputs so as to accommodate more
number of logic function thereby minimizing transistor count.
For any combination of input there is no chance that all the
transistors are ON at the same time. So the subthreshold
power is very nominal in the proposed logic technique. The
primitive cells of GDI are shown in Fig. 3. The circuit is real-
ized with restoration buffer for full swing output.
The general structure of Self Resetting Logic with Gate
Diffusion Input technique (SRLGDI) is shown in Fig. 4. Theing Logic with Gate Diﬀusion Input Technique. Journal of King Saud University
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Figure 3 2-Input primitive cells in gate diffusion input with level restoration buffer. AND gate, (b) OR gate, (c) NAND gate, (d) NOR
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4 R. Uma et al.structure consists of GDI block to realize any Boolean func-
tion. The transistors Ppreset and Preset are used to charge and
discharge the dynamic node capacitor Cy during precharge
and evaluation phases. The noteworthy aspect of Preset transis-
tor is that it acts as charge keeper to resolve the charge sharingPlease cite this article in press as: Uma, R. et al., New low power adders in Self Resett
– Engineering Sciences (2015), http://dx.doi.org/10.1016/j.jksues.2014.03.006problem which is the signiﬁcant issue in dynamic circuit. The
Preset transistor will pull the voltage level high even after the
precharge phase to hold the output value high in the existence
of charge sharing. The output is fed back to the precharge con-
trol input and, after a speciﬁed time delay, the pull-up ising Logic with Gate Diﬀusion Input Technique. Journal of King Saud University
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New low power adders in Self Resetting Logic 5reactivated. The inverter INV1 and the internal inverter in the
GDI block completely eliminates the contention problem and
provides compatibility to cascade the output from one node to
another.
The output of the gate provides a pulse if the logic function
becomes true. This output is buffered and it is connected to
pMOS structure to precharge. The delay line is implemented
as a series of inverters. The signals that propagate through
these circuits are pulses. The inverter (INV2) present at the
output side provides both true and complementary output
and also it acts as level restoration circuit to cascade more
number of circuits without logical degradation. By using a
buffered form of input, the loading (input) is kept almost
low when compared to normal dynamic logic while local gen-
eration of the reset assures that it is properly timed and occurs
only when required. This modiﬁcation produces less power
consumption and high VOH, while apparently maintaining
the logical functionality.
3.3. Operational feature of SRLGDI logic
The general behaviour of SRLGDI logic can be portrayed as
an ability of a logic block to reset its output pulse after it
has been asserted. The reset signal is often generated within
the block based on the output pulse. The circuit operation is
deﬁned in two phases as precharge and evaluation. The switch-
ing behaviour is elucidated in Fig. 5, where Ppreset and Preset
deﬁne the pMOS precharge and reset transistor. During the
precharge phase CLK= 0 in Fig. 5a, the GDI block is open,
the transistor Ppreset is ON so a direct impedance path exists
between node y and VDD thereby charging the capacitance
Cy to VDD. The output node Vout is discharged and makes
the reset voltage Vreset to be ‘0’ insuring that Preset is cut-off
during this time. For the evaluation phase CLK= 1 as shown
in Fig. 5b, the GDI logic is closed, the transistor Ppreset is
OFF, in this case Vyﬁ 0 V and the output capacitance charges
to give an output voltage Voutﬁ VDD.
This voltage is fed through the delay path and produces
Vresetﬁ VDD and the transistor Preset is active after the
speciﬁed delay path. The Preset transistor recharges the node
capacitor Cy back up to a voltage of Vyﬁ VDD. This actionPlease cite this article in press as: Uma, R. et al., New low power adders in Self Resett
– Engineering Sciences (2015), http://dx.doi.org/10.1016/j.jksues.2014.03.006resets the output voltage to its original precharge value of
Voutﬁ 0 V. The timing diagram of SRLGDI is shown in
Fig. 6.
3.4. Primitive cell design in SRLGDI logic
Basic SRLGDI logic gates (AND, OR, NAND, NOR, XOR,
and XNOR) are shown in Fig. 7. Each gate consists of a GDI
logic tree, half-latch circuits, Preset device, and a diagnostic
(static_evaluate) weak pMOS (Preset) device. The GDI tree is
a parallel/series network of nMOS and pMOS devices between
ground and the inputs to the output inverters (the dynamic
storage nodes). The GDI network is incorporated with level
restoration circuit for full swing output. The delay path is lim-
ited with one inverter in order to have smaller pulse width to
avoid the contention problem between the GDI network and
the dynamic nodes. This structure produces equal fall and rise
delay. The delay line should be implemented with odd number
of inverters in order to ensure the correct transition (ON and
OFF) for Preset transistor charging and discharging the
dynamic capacitor Cy. The inverter at the output node
produces both true and complementary outputs.
The illustration and the working principle of SRLGDI
AND cell are shown in Fig. 8. The GDI block is constructed
using (P1, P2, P3) and (N1, N2, N3) pMOS and nMOS tran-
sistors which are used to realize the function A.B. The transis-
tors P4 and N4 which are connected between the dynamic and
output node eliminates the contention and cascading problem.
The delay path is formed by the transistors P5 and N5 which
control the ON/OFF transition of Preset charge keeper circuit.
The output inverter constructed using the transistors P6 and
N6 provides the true output of the function A.B. During the
precharge phase (CLK= 0) the Ppreset transistor is ON, which
makes the dynamic node to be high and in turn it makes N4 to
be ON and P4 to be OFF. The output of the dynamic inverter
is low, making the transistors P5 ON and N5 OFF resulting in
high output which in turn it ceases the conduction of Preset
transistor. During the precharge phase there will not be any
conduction path between GDI block and dynamic node. The
gate level representation of SRLGDI AND gate during the
precharge phase is portrayed in Fig. 8a.ing Logic with Gate Diﬀusion Input Technique. Journal of King Saud University
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6 R. Uma et al.During the evaluation phase (CLK= 1) the Ppreset transis-
tor is OFF, so the dynamic node gets discharged due to the
non-existence of path between Ppreset transistor, which makes
the transistors P4 ON andN4OFF exhibiting high logical level,
in turn the delay inverter (P5 is OFF and N5 is ON) is OFF
thereby the Preset transistor becomes ON and holds the dynamic
node high. Throughout this period, for the inputs ‘‘00’’, ‘‘01’’
and ‘‘10’’ there will not be any conduction path existing
between GDI block and dynamic node which makes the output
to remain at a low logical level. The switching behaviour during
the evaluation phase for the inputs ‘‘00’’, ‘‘01’’ and ‘‘11’’ is illus-
trated in Fig. 8b. For the input ‘‘11’’ the output of GDI block
is high which connects the dynamic node to output node result-
ing in a high logical level. During this time, the inverter between
the dynamic node and output node is low; in turn it makes thePlease cite this article in press as: Uma, R. et al., New low power adders in Self Resett
– Engineering Sciences (2015), http://dx.doi.org/10.1016/j.jksues.2014.03.006delay inverter ON thereby restoring the Preset transistor its ini-
tial condition. The switching behaviour during the input transi-
tion ‘‘11’’ is elucidated in Fig. 8c. The input/output wave form
of SRLGDI AND gate is shown in Fig. 9. Only for CLK= 1
and input A= 1 and B= 1, the output is high and for the
remaining cases the output remains low.
3.5. RC delay model for SRLGDI logic
SRLGDI supports pulse-mode operation; therefore it is neces-
sary to formulate the static timing analysis to ﬁnd the rising
and falling transition. To ensure the correct operation of pulse
based circuit, the pulses arriving at different inputs must be
active for a speciﬁed period of time. For SRLGDI the gate will
generate an output pulse only if the inputs are valid or theing Logic with Gate Diﬀusion Input Technique. Journal of King Saud University
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New low power adders in Self Resetting Logic 7output will remain at zero. The timing parameters used in the
derivation of rise and fall time are:
Rreset: Resistance of reset transistor Preset
Rpreset: Resistance of preset transistor Ppreset
RGDI: Resistance along the GDI block during evaluation phase
Rinv: Resistance of inverter at output side
Rdelay: Resistance along the delay path
Cy: Dynamic node capacitance
Cout: Output capacitance
tdf: Forward delay in the inverter path [delay path]
tgd: Delay due to the ON and OFF transition of GDI block
tpreset: Delay during precharge period
treset: Delay during evaluation period
Wp: Denotes width of the output pulse
td: Total delayThe RC switching delay during precharge and evaluation
phases is shown in Fig. 10. During precharge the Ppreset tran-
sistor is ON and makes the dynamic capacitor to charge to
VDD. Thus the output pulse will be zero due to open circuitPlease cite this article in press as: Uma, R. et al., New low power adders in Self Resett
– Engineering Sciences (2015), http://dx.doi.org/10.1016/j.jksues.2014.03.006behaviour of GDI block and the output inverter. During the
evaluation phase a combination of active high inputs creates
a conduction path between the bottom of the GDI block tree
and ground. This forces the node at the top of the logic tree to
its active low state and switches the output inverter to create an
active high output signal. The active high output causes the
reset transistor to be ON and conditionally discharge the
dynamic storage nodes to evaluate the desired logic function
thus resetting these nodes back to their original charged state
due to the delay inverter chain.
During precharge:
tpreset ¼ Rpreset  Cy ð3Þ
During evaluation when grounding VDD:
treset ¼ ðCy þ CoutÞRresetRGDI þ ReqðRreset þ RGDIÞ
Rreset þ RGDI ð4Þ
where Req ¼ Rinv  Rdelay
Rinv þ Rdelay ð5Þ
To generalize Eq. (4)ing Logic with Gate Diﬀusion Input Technique. Journal of King Saud University
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8 R. Uma et al.treset ¼Wp þ tdf þ tgd ð6Þ
So the total delay of SRLGDI circuit is
td ¼ tpreset þ treset
2
ð7ÞPlease cite this article in press as: Uma, R. et al., New low power adders in Self Resett
– Engineering Sciences (2015), http://dx.doi.org/10.1016/j.jksues.2014.03.006The width of the output pulse Wp depends strongly on the
characteristics of the output stage of the gate. So the delay of
SRLGDI gate depends on the width of the output pulse, delay
of the feedback inverter chain and delay of the GDI block.ing Logic with Gate Diﬀusion Input Technique. Journal of King Saud University
Figure 9 Input/output simulation waveform of SRLGDI AND gate for the input voltage of 5 V.
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The subsequent topics explain the general merits of the pro-
posed SRLGDI logic with the existing dynamic SRCMOS
logic in terms of subthreshold leakage, charge sharing and
monotonicity requirements.
4.1. Reduction of subthreshold current in SRLGDI
The proposed structure realized using GDI technique will
reduce the subthreshold leakage during precharge and evalua-
tion phases. As in the case of nMOS structure the subthreshold
leakage is predominant due to ON state of nMOS and pMOS
stack. Nevertheless in the case of the proposed SRLGDI there
is no chance that all the transistors are ON at the same time
whatever may be the input combination. To elucidate this con-
dition the switching activity of basic GDI cell is presented.
Consider the case when the control input at terminal VG is
low, P-diffusion input VP is high and N-diffusion input VN is
low, which makes the pMOS device to enter into linear region
and the device is set to be in ON state, while nMOS enters into
cut-off region and the device is OFF which produces direct
path between VP and output (refer Fig. 2). Consequently the
output of the multiplexer will be high. The switching character-
istic of basic GDI cell is shown in Fig. 11. The transistor beha-
viour for various input combinations along with the pMOS
and nMOS device characteristics is listed in Table 1.
The subthreshold current is high for nMOS device. During
the precharge phase when the entire nMOS device is OFF the
effect of leakage current between the nMOS stack to VDD of
pMOS stack is predominant. The leakage current for
SRCMOS and the proposed SRLGDI is calculated for various
Vgs using Hspice and its result is depicted in Fig. 12. The graph
is plotted against gate-source voltage (Vgs) and subthreshold
current (Ids). Fig. 12(a) shows the subthreshold leakage ofPlease cite this article in press as: Uma, R. et al., New low power adders in Self Resett
– Engineering Sciences (2015), http://dx.doi.org/10.1016/j.jksues.2014.03.006series nMOS stack with properly biased substrate input.
Similarly Fig. 12(b) presents the subthreshold leakage of series
GDI stack with different substrate (Vb) inputs. It is noticed that
the subthreshold leakage is 4.0 mA for Vgs nearly equal to 0.8
which is very high when compared to GDI block with the same
applied condition having 2.0 mA. This shows that the proposed
SRLGDI consumes nominal leakage current when compared
to the existing dynamic SRCMOS logic (see Fig. 12).
4.2. Monotonicity requirement
A fundamental difﬁculty with dynamic circuits is a loss of
noise immunity and a serious timing restriction on the inputs
of the gate. During the evaluation phase the input signal must
never change to validate the correct operation of logic func-
tion, which is addressed as the monotonicity problem. In the
proposed logic the inverter between the dynamic node and
the output node will completely eliminate the timing restric-
tion. Consider the case, when the CLK= 0 the output voltage
of the dynamic gate is elevated by the Ppreset transistor, thereby
the output of the inverter will necessarily be low. Therefore,
during evaluation, the signal can only remain low or change
from low to high, so the undesirable high to low transition is
prevented. During cascading one circuit to another circuit
the timing restriction is nulliﬁed due to the presence of a reset
circuit (the delay path) which commands the precharge transis-
tor to a ready state so that it can accept input signals and per-
form the logical operation correctly.
4.3. Reduction of charge leakage in SRLGDI
The main limitation in the existing dynamic logic is the poten-
tial logic upset due to the charge sharing effects. This charge
sharing problem occurs internally due to the charge inversion
under the gate oxide region and cascading the load and drivering Logic with Gate Diﬀusion Input Technique. Journal of King Saud University
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Figure 10 RC delay model for self-resetting logic with gate diffusion input. (a) During precharge, (b) during discharge.
10 R. Uma et al.connected between two dynamic circuits. In the proposed
SRLGDI the charge sharing problem is minimized using the
pMOS transistor Preset. After precharge, the Preset pMOS
device is ON and it continues to pull up the node even after
the precharge phase is complete. The other added features of
the proposed SRLGDI logic are:
 The signals that propagate through these circuits are pulses
to ensure the correct operation when it is cascaded with
multiple devices.
 The data present at evaluation does not require dynamic
node to discharge, the precharge device is not active hence
reducing power.
 The stringent timing constraints encountered in pulse
mode circuits can be relaxed without affecting circuit
robustness.
 By using a buffered form of the input, the input loading is
kept almost as low as in the normal dynamic logic while
local generation of the reset assures that it is properly timed
and occurs only when needed.
 Fast cycle time and minimum delay are observed when
compared to dynamic SRCMOS logic.Please cite this article in press as: Uma, R. et al., New low power adders in Self Resett
– Engineering Sciences (2015), http://dx.doi.org/10.1016/j.jksues.2014.03.006 No global clock is required thus it reduces the synchroniza-
tion problem.
To fulﬁl the requirement of monotonicity, charge sharing
and cascading effects, multiple inverters, delay path inverters
and level restoration circuit have been incorporated which
slightly increase the total gate count of the circuit, which is
the only deﬁcit of the proposed SRLGDI logic.
5. Simulated results
The proposed SRLGDI primitives are simulated using Tanner
EDA with BSIM 0.250 lm technology with supply voltage
ranging from 0 V to 5 V in steps of 0.2 V. All the primitive
gates are simulated with same setup. The test bed is supplied
with a nominal voltage of 5 V in steps of 0.2 V and it is
invoked with the technology library ﬁle Generic 025. To estab-
lish an unbiased testing environment, the simulations have
been carried out using a comprehensive input signal pattern,
which covers every possible transition for a logic gate. All
the primitive structures are implemented in CMOS, Dynamic
logic (DY), SRCMOS and SRLGDI with the same set up,ing Logic with Gate Diﬀusion Input Technique. Journal of King Saud University
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Figure 11 Switching activity of GDI cell.
Table 1 Operational characteristics of basic GDI cell.
Input VG Input VN Input VP PMOS device characteristics NMOS device characteristics
0 0 0 Linear: VP  VTP < Vout < VDD Cut-oﬀ: VN < VTN
0 0 1 Linear: VP  VTP < Vout < VDD Cut-oﬀ: VN < VTN
0 1 0 Linear: VP  VTP < Vout < VDD Cut-oﬀ: VN < VTN
0 1 1 Linear: VP  VTP < Vout < VDD Cut-oﬀ: VN < VTN
1 0 0 Cut-oﬀ: Vp > VDD + VTP Linear:0 < Vout < VN  VTN
1 0 1 Cut-oﬀ: Vp > VDD + VTP Linear:0 < Vout < VN  VTN
1 1 0 Cut-oﬀ: Vp > VDD + VTP Linear:0 < Vout < VN  VTN
1 1 1 Cut-oﬀ: Vp > VDD + VTP Linear:0 < Vout < VN  VTN
Figure 12 Subthreshold leakage current (a) nMOS stack (b) pMOS stack.
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12 R. Uma et al.providing the same temperature, biasing, aspect ratio and test-
ing condition.
All transitions from one input combination to another
have been tested, and the delay at each transition has beenPlease cite this article in press as: Uma, R. et al., New low power adders in Self Resett
– Engineering Sciences (2015), http://dx.doi.org/10.1016/j.jksues.2014.03.006measured. The average has been reported as the cell
delay. The power consumption is also measured for
these input patterns and its average power is
reported. Table 2 shows the performance of SRLGDIing Logic with Gate Diﬀusion Input Technique. Journal of King Saud University
Table 2 Performance of self-resetting logic with gate diffusion input primitive cells with other logic families. (Delay in ns, Power
(PWR) in lW, Transistor count #tr).
Library CMOS DY SRCMOS GDI Proposed SRLGDI
Delay PWR #tr Delay PWR #tr Delay PWR #tr Delay PWR #tr Delay PWR #tr
AND 20.14 52.45 6 19.97 50.45 6 19.62 49.45 8 20.38 42.45 6 18.89 47.69 14
OR 10.03 108.28 6 8.14 99.28 6 10.15 96.28 8 10.40 88.28 6 9.31 94.38 14
NAND 19.98 140.12 4 17.45 120.12 10 20.02 110.12 12 19.95 90.12 8 18.23 96.14 16
NOR 10.04 89.69 4 8.65 82.69 10 10.03 79.56 12 10.13 69.69 8 9.623 78.69 16
XOR 5.211 96.74 14 4.043 98.74 12 4.567 97.74 14 5.258 89.74 8 4.983 95.74 16
XNOR 5.054 98.23 14 4.456 102.23 12 4.86 103.23 14 5.18 81.23 8 4.99 96.63 16
Complementary Metal Oxide Semiconductor (CMOS), Dynamic logic (DY), Self Resetting Complementary Metal Oxide Semiconductor
(SRCMOS), Gate Diffusion Input (GDI) and proposed Self Resetting Logic with Gate Diffusion Input (SRLGDI).
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Figure 14 Input/output transition of self-resetting logic with gate diffusion input adder1 with different inputs operating at 100 MHz
clock frequency, time in ns and Voltage ranging from 0 V to 5 V.
New low power adders in Self Resetting Logic 13with other logic like CMOS, GDI, SRCMOS and Dynamic
logic.
6. Proposed full adders
Addition is an indispensable operation for any high speed dig-
ital system, digital signal processing or control system. The pri-
mary issues in the design of adder cell are area, delay andPlease cite this article in press as: Uma, R. et al., New low power adders in Self Resett
– Engineering Sciences (2015), http://dx.doi.org/10.1016/j.jksues.2014.03.006power dissipation. Several adder topologies have been
reported by Uma and Dhavachelven (2012a,b,c), Shubin
(2011), Aguirrre-Hernandez (2011), Mirzaee et al. (2010),
Ghadiry et al. (2010) and Navi et al. (2008). The proposed
adder circuit realizations are shown in Fig 13. Adder1 is imple-
mented with XOR and multiplexer. The sum logic is evaluated
by XOR gate and carry logic is realized using MUX. Adder2 is
designed using XNOR and MUX with sum realization using
XNOR and MUX, while carry logic is structured usinging Logic with Gate Diﬀusion Input Technique. Journal of King Saud University
Table 3 Performance comparison of the proposed adders with different logic families (Delay in ns, Power in lW, Transistor count
#tr, Power–delay product (PDP) lW · ns in fW-s).
Present study SRLGDI GDI CMOS DY SRCMOS
Adder1 Delay 22.2 33.1 35.4 28.2 27.63
PWR 200.1 188.9 402.2 350.2 323.4
#tr 34 18 38 40 30
PDP 4442.22 6252.59 14237.88 9875.64 8935.542
Adder2 Delay 29.1 36.5 40.3 30.2 32.13
PWR 212.4 202.6 531.4 459.7 409.8
#tr 44 22 48 46 38
PDP 6180.84 7394.9 21415.42 13882.94 13166.87
Adder3 Delay 23.3 36.2 38.8 26.3 25.56
PWR 235.4 210.9 545.3 434.2 412.5
#tr 34 18 38 40 30
PDP 5484.82 7634.58 21157.64 11419.46 10543.5
Self Resetting Logic With Gate Diffusion Input (SRLGDI), Gate Diffusion Input (GDI), Complementary Metal Oxide Semiconductor
(CMOS), Dynamic logic (DY) and Self Resetting Complementary Metal Oxide Semiconductor (SRCMOS).
Table 4 Performance comparison of the proposed and existing adders (Delay in ns, Power in lW, Transistor count #tr, Power–delay
product (PDP) lW · ns in fW-s.
Full adders Delay Power #tr PDP
Present study (adder1) 22.2 200.12 34 4442.664
Present study (adder2) 29.1 212.45 44 6182.295
Present study (adder3) 23.3 235.46 34 5486.218
Existing circuit Uma and Dhavachelvan Uma and Dhavachelven (2012a) 36.34 196.78 18 7150.985
Existing circuit Uma and Dhavachelvan (2012b) 35.67 203.67 18 7264.909
Existing circuit Uma and Dhavachelvan (2012c) 32.31 194.35 14 6279.449
Existing circuit Shubin (2011) 32.87 275.98 36 9071.463
Existing circuit Aguirrre-Hernandez (2011) 37.2 315.67 26 11742.92
Existing circuit Mirzaee et al. (2010) 40.23 215.13 15 8654.68
Existing circuit Ghadiry et al. (2010) 39.78 234.56 26 9330.797
Existing circuit Navi et al. (2008) 38.45 387.65 16 14905.14
14 R. Uma et al.MUX. Adder3 is proposed with XNOR and MUX with sum
evaluation using XNOR and carry using MUX. To test the
performance of the proposed and existing adders, detailed
comparisons were performed. The simulations were run with
the tanner software. All the schematics are based on TSMC
0.250 lm technology with supply voltage ranging from 1.2 V
to 5 V in steps of 0.2 V. All the full adders are simulated with
multiple design corners (TT, FF, FS, and SS) to verify that
operation across variations in device characteristics and envi-
ronment. The W/L ratios of both nMOS and pMOS transis-
tors are taken as 2.5/0.25 lm. The circuits are simulated with
a 100 MHz clock frequency. The operation of the proposed
SRLGDI adders is based on dynamic logic characteristics,
the input should be changed in the precharge phase and the
results are obtained during the evaluation phase. The delay
parameter is calculated from all the transitions from an input
combination to another, and the delay at each transition has
been measured from the time when the clock signal reaches
50% of the supply level.
Power delay product (PDP) has been calculated by taking
the product term of delay and average power consumption.
The input/output waveform generated for SRLGDI adder1
with clock frequency of 100 MHz is shown in Fig 14. The
waveform indicates the complete transition characteristics of
SRLGDI adder with the three inputs A, B and C having thePlease cite this article in press as: Uma, R. et al., New low power adders in Self Resett
– Engineering Sciences (2015), http://dx.doi.org/10.1016/j.jksues.2014.03.006bit patterns (000, 001, 010, 011, 100, 101, 110 and 111). The
input patterns are changed only during the precharge phase.
The output shows the full swing voltage because of the level
restoration circuit in GDI network.
In this study the performance evaluation of the proposed
adders is compared with the different logic families and the
existing adders. Table 3 presents the performance of adder1,
adder2, and adder3 with different logic families in terms of
delay, power and transistor count. Table 4 shows the perfor-
mance comparison of the proposed and existing adders.
7. Discussion
A new family of self-resetting logic (SRL) cells implemented
with GDI technique is presented. The proposed primitive cells
have been tested against its existing techniques in terms of
delay, power and PDP which are report in Table 2. The com-
parison result is shown in Fig. 15. The proposed SRLGDI
primitive cells and the adder cells perform better than different
logic and existing counterparts. Table 5 depicts the percentage
of improvement in delay, power and PDP of adder1, adder2,
and adder3 with respect to different logic. The analysis of the
proposed study illustrates progressive improvements with
CMOS logic in terms of delay, power and PDP when compareding Logic with Gate Diﬀusion Input Technique. Journal of King Saud University
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Figure 15 Performance of primitive cell of SRLGDI logic (a) delay performance (b) power comparison (c) Power-delay product.
Table 5 Percentage of improvement in delay, power and PDP of adder1, adder2, and adder3 with respect to different logic.
Present study Percentage of improvement in delay, power and PDP with respect to diﬀerent logic
GDI CMOS DY SRMOS
Delay Power PDP Delay Power PDP Delay Power PDP Delay Power PDP
Adder1 32.93 5.929 28.9 37.28 50.249 68.7 21.28 42.86 55.01 19.65 38.13 50.28
Adder2 20.27 4.837 16.4 27.79 60.03 71.1 3.642 53.8 55.41 9.43 48.17 53.05
Adder3 35.64 11.62 28.1 39.94 56.831 74.07 11.41 45.79 51.96 8.84 42.93 47.97
Self-Resetting Logic with Gate Diffusion Input (SRLGDI), Gate Diffusion Input (GDI), Complementary Metal Oxide Semiconductor
(CMOS), Dynamic logic (DY) and Self Resetting Complementary Metal Oxide Semiconductor (SRCMOS).
New low power adders in Self Resetting Logic 15with other logic families. The negative sign in the table indicates
an increase in power consumption factor. The overall delay
improvement is 32.45%, achieved with different logic families.
Expect for GDI logic the proposed adders have nearly 60% ofPlease cite this article in press as: Uma, R. et al., New low power adders in Self Resett
– Engineering Sciences (2015), http://dx.doi.org/10.1016/j.jksues.2014.03.006power improvement. The PDP improvement of the proposed
adders with different logic families is shown in Fig 16.
Table 6 elucidates the performance improvement for PDP of
the proposed SRLGDI adders with the existing adders. In thising Logic with Gate Diﬀusion Input Technique. Journal of King Saud University
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Figure 16 Performance improvement of PDP with Gate Diffusion Input (GDI), Complementary Metal Oxide Semiconductor (CMOS),
dynamic logic (DY) and Self-resetting (SRCMOS).
Table 6 Percentage of improvement in power delay product (PDP) of adder1, adder2, and adder3 with respect to existing adders.
Existing adders Present study adder1 Present study adder2 Present study adder3
% PDP improved % PDP improved % PDP improved
Uma and Dhavachelvan (2012a) 37.87 13.55 23.28
Uma and Dhavachelvan (2012b) 38.85 14.9 24.48
Uma and Dhavachelvan (2012c) 29.25 15.47 12.63
Shubin (2011) 51.03 31.85 39.52
Aguirrre-Hernandez (2011) 62.17 47.35 53.28
Mirzaee et al. (2010) 48.67 28.57 36.61
Ghadiry et al. (2010) 52.39 33.74 41.2
Navi et al. (2008) 70.19 58.52 63.19
0 
10
20
30
40
50
60
70
80
PD
P 
in
 %
Exisitng adders
Percentage  of improvement in PDP for exisng adders
Present study adder1
Present study adder2
Present study adder3
Figure 17 Performance improvement of Power Delay Product (PDP) between present study and existing adders.
16 R. Uma et al.study it is examined that the PDP improvement of adder1 is
well enunciated when compared to the proposed adder2 and
adder3. The performance improvement in PDP in the proposed
adders with existing adders is illustrated in Fig. 17. It is recog-
nized that for all the proposed adders the PDP is much better in
Navi et al. (2008); when compared to the other existing adders.
To consolidate this study adder1 designed with XOR and
MUX produces signiﬁcant improvements in terms delay, power
and PDP with its existing counterparts.
8. Conclusion
The proposed structure does not require global clock therefore
the SRLGDI structure will not encounter into any clockPlease cite this article in press as: Uma, R. et al., New low power adders in Self Resett
– Engineering Sciences (2015), http://dx.doi.org/10.1016/j.jksues.2014.03.006distribution problem. The transistor incorporated between
dynamic node acts as a charge keeper circuit to pull the output
node high in order to maintain the signal integrity. The loading
effect and the monotonicity requirement have been surrogated
by the proposed SRLGDI logic. The performance of these
proposed primitive cells in SRLGDI presents 62% of power
reduction when compared to other logic families with a slight
increase in transistor count. About 38% of delay reduction has
been achieved using this SRLGDI logic. Three adders have
been proposed and its performance have been evaluated with
different logic families and existing adders. The proposed
SRLGDI adder cell performs better than different logic and
existing counterparts. While comparing the three adders,
adder1 designed with XOR and MUX presents low powering Logic with Gate Diﬀusion Input Technique. Journal of King Saud University
New low power adders in Self Resetting Logic 17and less delay when compared to adder1 and adder2. On the
whole about 32% of improvement in delay, 58% of power
and 60% of PDP have been achieved using this proposed
SRLGDI logic. To fulﬁl the requirement of monotonicity,
charge sharing and cascading effects, multiple inverters, delay
path inverters and level restoration circuit have been incorpo-
rated which slightly increase the total gate count of the circuit,
which is the only deﬁcit of the proposed SRLGDI logic.
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